OTDM networks can offer superior performance where high speed switching is required over a large number of channels. To encode data on a desired channel, a channel selector which is rapidly tunable across a large number of channels is required. Recently, a single transmitter generating 206 WDM channels has been reported'. In the paper, we demonstrate a tunable delay line which is able to access 1024 channels, each at 50 Mbps, with reconfiguration time of 20ns allowing aggregate capacity of up to 50 Gbps. To our knowledge, this is the largest number of rapidly tuned channels achieved to date, thus demonstrating the potential of OTDM for large dimensionality systems.
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The device consists of multi-stage feed-forward delay line structure, one input and one output modulator (see Fig.1 ). Because the structure uses passive delays rather than 2x2 switches, it has lower insertion loss and complexity than previously proposed delay lines2. Each delay stage is a Mach-Zehnder lattice with differential time delay of T-z, 2(T-T), 4(T-'c) ,...(2k-1)(T-~) between upper and lower path, where Tis the incoming clock period and z is the outgoing bit period. At the speed of the incoming clock rate, the modulators are controlled by the gating functions, Gi,, and GM, to set the state of the delay line. The total number of the accessible time slots, N, is related to the number of the stages (k) by N=2k ~2~ . For example, instead of 10 stages in our previous scheme2, only 5 stages are requires to generate 1024 channels in the delay line.
is presented. Each clock pulse (S,,, ) is split, time delayed, and combined to generate the 4-bit groups after the delay structure( Fig.2(b) ). Groups of four pulses with interval of z are generated consecutively at every T as shown in (c). This will repeat for 2k=4 times to generate a 16-bit TDM frame (i.e., N = 2 2~2 ) .
To select a designated time slot in the 16-bit TDM frame, a gathg control provided by the WO modulators is implemented at the input and output (Fig2(a),(d) ).
From Fig.2 , for a k-stage structure, the reconfiguration time is 2k T, where T -' is the repetition rate of the input optical clock signal.
In the demonstration, a 5-stage delay line was built with T= 625 ps and ~= 2 0 ps. The differential fiber pair in each lattice was carefully adjusted using a permanent fiber stretching technique to achieve the precise timing with accuracy of Ips ' . 1.6 GHz optical clock (T=625 ps) was obtained by up-converting a 1.3-pm mode-locked Nd:YLF laser at 100-MHz. In this case, 32 bits of optical pulses with z=20ps will be repeatedly generated for 32 times from the lattice structure if no gating control is applied at the input. Therefore, a TDM frame with 1024 time slots at 50 Gbps can be obtained at the output of the lattice structure. For selection of the time slots, two L,iNb03 modulators were employed to provide the gating controls at 1.6GHz. The overall loss of the device is about 24 dB. Fig3(a) shows the oscilloscope trace of the output optical pulses that are tuned to different time slots. To demonstrate the fine tuning to the adjacent time slots spaced 20 ps apart, the single bit selected by the input modulator from the 32-bit input clock was scanned consecutively from the 1st to the last bit. Fig.3(b) shows the measured output time delays from time slot #289 to #416, tuning across 127 time slots. The average reconfiguration time of the delay line is -20ns. This is limited by the repetition rate of the optical clock source available in our laboratory.
In summary, we demonstrated a fast tunable delay line which can tune over 1024 channels at an aggregate data rate of 50 Gbps. At a much lower speed, two modulators were used for tuning of the output delay. The structure can be easily scaled for large number of time slots with 
